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Abstract—A formidable challenge in the present multi-step 
Cu CMP process, employed in the ultra-large-scale integration 
(ULSI) technology, is the control of wafer surface 
non-uniformity, which primarily is due to dielectric erosion 
and Cu dishing.  In contrast with the earlier experimental and 
semi-theoretical investigations, a systematic way of 
characterizing and modeling dielectric erosion in both single- 
and multi-step Cu CMP processes is presented in this paper.  
Wafer- and die-level erosion are defined, and the plausible 
causes of erosion at each level are identified in terms of several 
geometric and physical parameters. Experimental and 
analytical means of determining the model parameters are also 
outlined.  The local pressure distribution is estimated at each 
polishing stage based on the evolving pattern geometry and pad 
deformation.  The single-step model is adapted for the 
multi-step polishing process, with multiple sets of slurry 
selectivities, applied pressure, and relative velocity in each step.  
Finally, the effect of slurry-switching point on erosion was 
investigated for minimizing dielectric erosion in the multi-step 
Cu CMP.  Based on the developed multi-step erosion model, the 
physical significance of each model parameter on dielectric 
erosion is determined, and the optimal polishing practices for 
minimizing erosion in both multi-step and single-step polishing 
are suggested.   
 
 
Index Terms—Chemical-Mechanical Polishing, Dielectric 
Erosion, Semiconductor Manufacturing. 
 
I. INTRODUCTION 
HE relentless advances in ultra-large-scale integration 
(ULSI) technology necessitate the design and 
fabrication of sub-micron features of higher resolution, 
denser packing and multi-layer interconnects.  The present 
success in satisfying the stringent specifications is largely 
due to the excellent local and global planarization 
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capabilities of the Cu CMP process.  The greatest challenge 
in Cu CMP, however, is the control of wafer surface 
non-uniformity primarily due to dielectric erosion and Cu 
dishing as shown in Fig. 1.  
 
 
Fig. 1. Schematics of a single-layer Cu interconnect: (a) before polishing 
(b) ideal case after polishing and (c) real case after polishing.  
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Fig. 2. Dielectric erosion and Cu dishing after single-step Cu CMP for (a) 
sub-micron, (b) intermediate and (c) global wiring level. 
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Generally, dielectric erosion is more prevalent than Cu 
dishing in the dense sub-micron, copper-line region, whereas 
dishing is more significant than erosion at the global-wiring 
level, as shown in Fig. 2 [1].  The continual decrease in the 
width of Cu lines makes it evermore important to 
characterize and minimize dielectric erosion in Cu CMP.  
Past efforts to characterize the relations between dielectric 
erosion and process parameters have been primarily 
confined to extensive experimental investigations [2]-[10].  
Several semi-theoretical models are available; but such 
models essentially address single-step polishing and the 
model parameters are somewhat ad hoc [2]-[5], [11], [12].  
The prevailing two- and three-step polishing practices 
require, however, a clear understanding of the causes of 
material loss for mitigating both dielectric erosion and Cu 
dishing. 
In this paper, accordingly, a systematic way of 
characterizing and appropriate modeling of dielectric 
erosion in single- and multi-step Cu CMP processes are 
presented.  Wafer- and die-level erosion are clearly defined, 
and the possible causes of erosion at each level are identified 
in terms of several geometric and physical parameters.  
Experimental and analytical means of determining the model 
parameters are also outlined.  The local pressure distribution 
is characterized at each polishing stage based on the 
evolving pattern geometry and pad deformation.  
Additionally, the single-step model is adapted for the 
multi-step polishing process, with multiple sets of slurry 
selectivities, applied pressure, and relative velocity for each 
step. Finally, the effect of slurry-switching point is 
investigated for minimizing dielectric erosion in the 
multi-step Cu CMP. 
 
II. THE EROSION MODEL 
A. Basic Modeling Parameters 
Material removal rate in CMP is expressed by the 
celebrated Preston equation [13]:  
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where   is the thickness of the layer removed,  the 
polishing time,  the nominal pressure,  the relative 
velocity, and   a constant known as the Preston constant.  
While the Preston equation represents material removal rate 
at any point on the wafer, it is often used for estimating the 
average material removal rate at global level in blanket wafer 
polishing.  In the latter case, the pressure and relative 
velocity are assumed to be uniform over the entire wafer and 
that the Preston constant is independent of pressure and 
velocity [12]. A new dimensionless term   may be 
introduced as the product of the Preston constant and the 
average pressure, which represents the normalized material 
removal rate. 
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The normalized material removal rates of blanket Cu, 
barrier layer and oxide dielectric are thus represented by 	
 , 
  and  .  Additionally, the slurry selectivity may be 
defined as the ratio of the removal rates of two different 
materials.  Thus  
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Fig. 3 is a schematic of a Cu damascene structure, in which 
the pattern geometry is represented by two parameters: area 
fraction, or density, and linewidth of the Cu interconnects in 
the underlying dielectric trench pattern.  is defined as the 
mask pattern area ratio of the Cu interconnect line.  
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Fig. 3. Definition of pattern geometry in Cu damascene structure, based on 
the Cu interconnect linewidth,  , pitch,  , and Cu deposition factor, . 
 
Although the underlying geometry of the damascene 
structure is defined by   and  , another factor must be 
introduced to characterize the topography the Cu-deposited, 
patterned wafer surface.  Due to individual characteristics of 
the Cu deposition processes, such as physical vapor 
deposition (PVD) and electroplating, the surface Cu pattern 
is generally different from the underlying trench pattern, as 
shown in Fig. 3.  It is observed that the surface linewidth is in 
fact smaller than the underlying Cu interconnect linewidth.  
The ratio of these two is mainly dependent on the 
interconnect linewidth.  In any case, the Cu deposition factor 
  may be defined as:  
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When   , for example, the top surface is flat 
  
regardless of the underlying pattern geometry.  When 
  , the surface topography is a replica of the underlying 
trench pattern.   
A major problem in Cu CMP, as well as in others, is that 
the material removal rate is not uniform across the wafer for 
various reasons: for example, due to non-uniform pressure 
and velocity distributions, and even the Preston constant.  
Thus to model the wafer-level non-uniformity in erosion, a 
new parameter   is introduced, which represents the 
material removal ratio between two (usually reference) 
points having the same pattern geometry but in different dies 
as shown in Fig. 4.  Thus   may assume any positive value 
greater than zero but less than or equal to unity, 
i.e.,    . 
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By definition, then, if    the wafer is polished 
uniformly, but as   decreases the wafer-level 
non-uniformity increases.   
 
Fig. 4. Definition of wafer-level non-uniformity factor  : Material 
removal rate ratio of local reference point at each die with respect to the 
global reference point. 
 
Another factor that needs to be introduced into the erosion 
model is the local pressure distribution parameter,  , 
defined as the ratio of the pressure on a Cu interconnect line 
to the average pressure on the wafer as shown in Fig. 5.  Thus 
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where,      and F is the total normal force 
on the wafer. 
At the start of polishing, the pad contacts the peaks of the 
Cu-deposited wafer and the value of   is zero, because the 
space above the Cu line now is a valley and the pad cannot 
deform to fill in.  As the pattern is polished off, i.e., the wafer 
is planarized, the whole wafer surface supports the normal 
load, the pressure is uniform, and the   value is unity.  Later, 
as the pad contacts the diffusion barrier layer,  starts to 
decrease from one to zero since the surface is no longer 
planar.  The non-planarity is due to different rates of removal 
of the barrier layer, dielectric, and the Cu interconnect.  The 
parameter   now assumes some intermediate values as 
determined by dishing, a rigorous analysis of which is 
beyond the scope of this paper. 
 
 
Fig. 5. Definition of local pressure distribution factor  : As the pad 
contacts the barrier and dielectric layers,  starts decreasing from one to 
zero. 
B. Dielectric Erosion Model for Single-Step Cu CMP 
The material removal rate at each height in Fig. 3 is based 
essentially on the local pressure distribution.  Initially, the 
pad contacts the top of the wafer surface, which is filled with 
Cu of certain deposit geometry.  The local pressure, and 
hence the material removal rate, at this stage can be 
calculated by the pattern geometry and average pressure.  
After the pattern is polished, the material removal rate is the 
same as that of a blanket Cu wafer.  When the barrier and 
oxide layers are polished,  affects the local pressure 
distribution as discussed already.  The material removal rates 
in these regimes are given by:  
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The amount of dielectric erosion at the end of each stage 
and at the end of the process can be readily calculated by the 
above equations.  Fig. 6 shows a schematic of a time-based 
erosion model for single-step polishing. 
Based on (8), the end-point   for the global reference 
point, a local reference point, and for a particular feature in 
any die can be expressed as:  
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where   is the amount of overpolishing,  is 
wafer-level erosion, and   is the total dielectric erosion of 
any feature. 
In this paper, the dielectric erosion is expressed in a 
dimensionless form 
 , the ratio between dielectric erosion 
and the designed Cu interconnect thickness, or the trench 
depth.  
To consider the wafer-level erosion specifically, a local 
reference point for each die needs to be selected so that the 
pattern effect can be disregarded.  The field, or flat, region in 
each die with no feature is the logical, local reference point.  
Thus, wafer-level erosion 


  for the local reference points in 
each die can be rewritten as:  
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Equation (10) shows that three parameters significantly 
contribute to wafer-level erosion: the wafer-level 
non-uniformity factor  , the set of selectivities among Cu, 
barrier and the dielectric, and the amount of overpolishing, 
 , of the global reference point, which usually is the field 
region of a center die. 
By comparing the time   between the local reference 
and any feature, the total erosion of that feature, 
 , is 
expressed as:  
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Equation (11) shows that several parameters affect the 
amount of the dielectric erosion in Cu CMP: the area fraction 
of a feature  , the local pressure distribution factor  , the 
interconnect deposition factor   and the selectivities among 
the Cu, barrier layer and dielectric.  Also, the wafer-level 
erosion greatly affects die-level erosion if β is not unity.   
C. Dielectric Erosion Model for Multi-Step Cu CMP 
Fig. 7 is a schematic of the prevailing end-point, and 
slurry-switching time, detection technique by the in situ, 
wafer-level, average reflectance measurements in both 
single- and multi-step polishing processes [14].  When the 
barrier layer on the fastest die is being exposed (   ), the 
( , , , )fA α β γ
 
Fig. 6. Schematics of time-based erosion,  , calculation for general feature in a single-step polishing process when a global reference point is 
overpolished as the amount of  . 
  
average reflectance ( ) starts decreasing until excess Cu at 
the global reference is completely removed (   ).  
Polishing is terminated after a certain thickness of the 
dielectric at global reference is removed to assure that all 
excess Cu on the wafer is cleared (   ).  To calculate 
slurry-switching time dependency on the dielectric erosion, a 
dimensionless time is introduced as:  
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Fig. 7. Slurry-switching point detection by using (a) wafer-level average reflectance ( ) in Cu CMP: (b)  starts decreasing when the barrier layer 
at the fastest die is exposed to the polishing surface, and (c)  reaches steady state value,  , when all the excess Cu at the global reference point is 
removed. 
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Fig. 8. Schematics of time-based erosion,  , calculation for general feature in a multi-step polishing process when a global reference point is 
overpolished as the amount of    with the slurry-switching time,


 .  
 
 
Fig. 9. Effect of slurry-switching time, 
 on (a) the time when excess Cu at the fastest die is removed. 
 , (b) the time when all the excess Cu at the 
global reference point is cleared. 
 and (c) process end-point, 
 . 
 
  
Fig. 8 shows the schematics of time-based erosion for 
multi-step polishing.  Due to the different material removal 
rates, or selectivities, among the multi-step slurries, 


 , 


  
and 


  directly depend on the slurry-switching time, 
 .  
Each time can be calculated by considering each case of 
 , 
and can be plotted as a function of 
  as shown in Fig. 9.  
The end-point 
 , for example, decreases as 
  increases 
because the period of application of the high material 
removal rate, first-step slurry increases.   
In order to calculate dielectric erosion in multi-step 
polishing process, the slurry-switching time 
  must be 
categorized depending on the condition of polishing surface.  
In two-step polishing process, for instance, 
 can be divided 
into three cases as shown in Fig. 8. 
 
1) 
 
     : Dielectric erosion in this case is affected 
only by second-step slurry, which may be considered as 
single-step polishing with the second-step slurry. Therefore, 

  can be calculated by (11) with  	
   and    . 
 
2) 
 
 
      : Dielectric erosion in this case is affected 
by both first- and second-step slurries and is represented as a 
function of the slurry-switching time 
 .   
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3) 
 
   : Dielectric erosion in this case is affected only 
by first-step slurry, which can be considered as the 
single-step polishing with the first-step slurry. Therefore, 
  
can be calculated by (11) with  	
   and    . 
III. EXPERIMENTAL 
A Cu damascene structure was designed to study the 
effects of the various parameters on wafer- and die-level 
erosion. To verify the present model, one set of single-step 
polishing experiments, Experiment 1, was performed. 
Additionally, another set of data, Experiment 2, from 
published literatures was considered [4], [5]. Each 
experimental set had different material properties and 
process parameters as shown in Table I and Table II. 
TABLE I 
MATERIAL PROPERTIES. 
Properties Exp. 1 Exp. 2 
Mask MIT-ME SKW6-2 
Cu deposition  PVD Electroplating  
Cu thickness (nm) 1500 1500 
Barrier Layer  thickness (nm) 20 (Ta) 25 (TaN) 
SiO2 trench (nm) 1000 800 
Pad IC1400 IC1000 
Slurry ICue5001 ICue5001 
   
 
TABLE II 
EXPERIMENTAL CONDITIONS. 
Parameters Exp. 1 Exp. 2 
Diameter of Wafer (mm) 100 200 
Normal Load (N) 391 171 
Normal Pressure (kPa) 48 21 
Rot. Speed (rad/s) 7.8 9.4 
Linear Velocity (m/s) 0.70 0.85 
Duration (sec) 60-360 60-180 
Slurry Flow (ml/sec) 2.5 1.5 
 
Fig. 10 shows the pattern layouts on the mask for 
experimental sets 1 and 2.  Experiments were conducted on a 
rotary CMP machine with the experimental conditions listed 
in Table II.  Blanket wafers were also polished to determine 
the selectivities, followed by patterned-wafer polishing. 
 
 
 
Fig.  10. Schematics of the mask layout and pattern geometry layout for (a) 
experimental set 1 with MIT-ME mask and (b) experimental set 2 with 
SKW6-2 mask [4], [5]. 
  
IV. RESULTS 
A. Determination of Model Parameters 
The developed single- and multi-step dielectric erosion 
models show that the most significant parameters in 
dielectric erosion are the selectivities of each-step slurry.  
The selectivites of each slurry were determined by blanket 
wafer polishing experiments.   
The interconnect deposition factor   was obtained by 
measuring the deposited top surface of a patterned wafer by 
Scanning Electron Microscopy (SEM).  Fig. 11 shows the 
SEM measurements of two patterns with the same area 
fraction (0.5) but different linewidths (0.5   and 2  ).  
The results show that the value of   is closely related to the 
Cu interconnect linewidth . 
The wafer-level non-uniformity factor   was obtained 
from blanket wafer material removal rates at two selected 
points on the same wafer at different times.  Fig. 12 shows 
the Cu blanket wafers after 2, 3 and 4 min of polishing.  
Photographs of the wafers show that the edge is polished 
faster than the center area as polishing time increases.  The 
maximum of the material removal rate ratio is about 0.85. 
 
 
Fig. 11. SEM micrographs for the effect of interconnect deposition factor, 
 , (a) Af=0.5, w=0.5 µm, α=0.1 and (b) Af=0.5, w=2µm, α=0.5. 
 
 
Fig. 12. Observation of the effect of wafer-level non-uniformity factor, 
 in Cu blanket wafer polishing at (a) t=2min, (b) t=3min and (c) t=4min. 
 
B. Experimental Validation for Single-Step Cu CMP 
After determining all the modeling parameters, they have 
been used for calculating dielectric erosion based on the 
present model.  Fig. 13(a) and Fig. 13(b) compare the 
developed model and experimental data for each 
experimental set. 
Again, the dimensionless dielectric erosion 
 , the ratio 
between dielectric erosion and the designed Cu interconnect 
thickness, or the trench depth,  is used for all measurement 
and calculation. 
As shown in Fig. 13(a) and Fig. 13(b), the proposed 
dielectric erosion model match the single-step polishing 
experimental data both in low area-fraction and high area- 
fraction region. 
Fig. 13. Experimental results for a single-step Cu CMP and proposed 
dielectric erosion model validation: (a) experimental set 1 with MIT-ME 
mask and (b) experimental set 2 with SKW6-2 mask [4], [5]. 
C. Parameter Sensitivity 
Based on the present single- and multi-step dielectric 
erosion models, the physical significance of each model 
parameter on dielectric erosion can be readily ascertained.  
For example, Fig. 14 shows the effect of model parameters 
on dielectric erosion for single-step Cu CMP based on (11).  
For the two-step polishing process, the effects of the 
selectivities of the first- and second-step slurry are shown in 
Fig. 15(a) and Fig. 15(b) based on (13).  Furthermore, the 
effect of slurry-switching time, 
 on the dielectric erosion is 
presented in Fig. 15(c).  Based on these figures, it is possible 
to suggest optimal polishing practices for minimizing 
dielectric erosion in both single- and multi-step polishing 
because the model is based on experimentally obtained 
parameters. 
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Fig.14. Effect of model parameters on the dielectric erosion for single-step 
Cu CMP. Parameters include (a) Selectivity SCu/ox, (b) Selectivity Sb/ox, (c) 
Cu deposition factor α, (d) wafer-level non-uniformity factor β, (e) local 
pressure distribution factor γ and (f) overpolishing, ∆ho:  Each model 
parameters except variable is set as SCu/ox=14.4, Sb/ox=0.8, Af =0.5, α=0.1, 
β=0.9, γ=0.1, and ∆ho=0. 
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Fig.15. Effect of model parameters on the dielectric erosion for multi-step 
Cu CMP. Parameters include selectivities of (a) first-, (b) second-step 
slurry and (c) slurry-switching time, ts*: Each model parameters except 
variable is set as SCu/ox1=14.4, Sb/ox1=0.8, SCu/ox2=0.5, Sb/ox2=1.0, Af =0.5, 
α=0.1, β=0.85, γ=0.1, ∆ho=0 and ts*=1.05. 
V. CONCLUSIONS 
In this paper, a systematic way of characterizing and 
modeling dielectric erosion in single- and multi-step Cu 
CMP processes is presented.  Wafer- and die-level erosion 
are clearly defined, and the plausible causes of erosion at 
each level are identified in terms of the geometric and 
physical parameters.  Such parameters include: Cu 
interconnect deposition factor  , wafer-level 
non-uniformity factor (  ), local pressure distribution factor 
(  ), selectivites among Cu, barrier material and dielectric 
(  	
     ), and the slurry-switching time ( 
 ).  
Experimental and analytical means of determining the model 
parameters are outlined.  The local pressure distribution is 
characterized at each polishing stage based on the evolving 
pattern geometry and pad deformation, although further 
analysis of pad deformation is required.  The chemical and 
chemo-mechanical effects are included as slurry selectivities 
and are obtained by experiments on 100 mm blanket wafers 
and the published literature. The developed dielectric 
erosion model is expressed in a dimensionless form ( 
 ), 
which is the ratio between dielectric erosion and the 
designed Cu interconnect thickness, and is validated by data 
from single-step Cu CMP experiments on patterned wafers. 
Additionally, the single-step model is adapted for the 
multi-step polishing process, with multiple sets of slurry 
selectivities, applied pressure, and relative velocity in each 
step.  Finally, the effect of slurry-switching point ( 
 ) on 
erosion was investigated for minimizing dielectric erosion in 
the multi-step Cu CMP.   
Based on the present multi-step erosion model, the 
physical significance of each model parameter on dielectric 
erosion can be clearly delineated – for example, the roles of 
the first- and second-step slurry selectivities, and the 
slurry-switching point.  Furthermore, it is possible to suggest 
optimal polishing practices for minimizing dielectric erosion 
in both multi-step and single-step polishing because the 
model is based essentially on experimentally obtained 
parameters. A comprehensive model, which is being 
developed, however should address Cu dishing. 
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